We have investigated the effect of electrical properties of amorphous InGaZnO thin film transistors (a-IGZO TFTs) by post thermal annealing in O2 ambient.The post-annealed in O2 ambient a-IGZOTFT is found to be more stable to be used for oxide-based TFT devices, and has better performance, such as the on/off current ratios, sub-threshold voltage gate swing, and, as well as reasonable threshold voltage, than others do. The interface trap density is controlled to achieve the optimum value of TFT transfer and output characteristics. The device performance is significantly affected by adjusting the annealing condition. This effect is closely related with the modulation annealing method by reducing the localized trapping carriers and defect centers at the interface or in the channel layer.
INTRODUCTION

AOS (amorphous oxide-based semiconductor),
TFTs (thin film transistors) are strong candidates for use in the active-matrix backplanes of next-generation displays because they overcome the limitations of amorphous and polycrystalline silicon TFTs. The a-IGZO has the excellent performances such as low temperature fabrication (R.T∼), high mobility, visible region transparent, and reasonable on-off ratio. Furthermore, the low temperature process compared with other material makes TFT on flexible substrate (polymeric substrate) which allows applying the flexible active-matrix organic light emitting diode (AMOLED) [1] [2] [3] . Although the fabrication skills for oxide based TFTs great advanced, the insufficiency of explanation for their performance has made it difficult to fully understand their operation or degradation phenomena. For application to industrial products, electrical reliability as well as electrical properties, such as mobility, SS (sub-threshold swing), drain current on-off ratio (Ion/off), and so on, should be guaranteed to the required condition.
Thus, many studies have mainly focused on controlling the performance of the a-IGZO device, which is dependent on various susceptible parameters such as sputtering power and post-treatment [4] [5] [6] . The thickness of the channel layer can also be an important parameter to control device performance. Specifically, it can effectively enhance the switching behavior and threshold voltage (Vth) of TFTs through proper semiconductor resistance path adjustment [7, 8] . The properties of a-IGZO TFTs are highly dependent on their oxygen content, but in an interactive way; this is because oxygen vacancies provide the needed free carriers for electrical conduction [9] . In fact, oxygen vacancy can be easily generated in the oxides. Therefore, the electrical properties cannot be controlled easily [10] .
We have found that a post annealing in O2 ambient on a-IGZO is described for the control of the threshold voltage parameter by varying annealing condition. This involves understanding how O2 ratios influence the electronic properties and how the electronic behavior can be controlled.
EXPERIMENTAL
We have fabricated two type samples of the In the case of annealed in O2 ambient clearly shows As shown in the Fig. 2(a) , the IGZO thin films have a thickness of about 52 nm and an amorphous-like phase. In the case of the sample annealed at 450℃, it is observed that a very small amount of crystallization occurs at the interface layer between SiO2 gate insulator and IGZO thin film [13] . Thus the low density and small range of these crystals result in their producing diffraction peaks in the XRD measurements and diffraction pattern (notshowninthispaper). The weak crystalline growth by annealing condition is related to increases of free elections and oxygen vacancies at interface layer.
In addition, the growth of weak crystalline phase may be activated of oxygen radicals around the IGZO thin film by annealing temperature. As The distribution of interface trap density in the band gap for almost all samples is increased with the approaches to the shallow level. This is associated with the diffusion of the Ga and oxygen atoms during the post annealing process. Therefore, the change of interface trap density is due to the formation of the additional interface layer by the various annealing conditions. This result indicates that the interface trap density in shallow level is strongly depending on temperature and controlled under O2 ambient in thin film post annealing process. This clearly indicates that the temperature instability is more closely related with the variation of shallow trap density than deep level. Therefore, the interfacial properties of a-IGZO can result in a dominant effect on S.S and temperature stability, and, particularly, ∆Vth can be controlled by the interface trap density in shallow level.
It could be explained that the effect of temperature treatment on the change of interfacial properties was caused by the difference of post annealing temperature and with O2 ambient. Their electrical properties, such as Vth, μFE, Ion/off, and S.S were summarized in Table 1 .
The sample annealed at 350℃ in O2 ambient shows the highest on and off currents related to the high conductivity of the channel layer, leading to a high flow of electrons to pass through the source and drain. It is known that the off current is a function of the conductivity of the channel layer, according to the followed by the research [10] . Besides, the sample annealed at 350℃ with O2 ambient also showed the best in S.S and Ion/off (as presented in Table 1 was obtained for the sample annealed in 350℃ in O2 ambient. We have known that all TFT parameters depend strongly on the trapped density at the insulator-semiconductor interface and inside the gate insulator. The μFE is reduced linearly, whereas off current increased with an increase of the annealing temperature [15] .
The μFE value of the a-IGZO TFT after post annealing was significantly deteriorated compared to the best devices, which may be due to the extension of interfacial layer and the diffusion of In, Ga and oxygen atoms at interface layer.
CONCLUSIONS
The post annealing process is used to repair the interface traps on a-IGZO thin film and to reduce the channel bulk traps. The trap charge in the bulk compensated during the annealing process, which clearly shows that increasing the annealing temperature leads to a negatively shifted threshold voltage. The postannealed a-IGZO TFT in O2 ambient at 350℃ is found to be more stable to be used for oxide-based TFT devices, and has better performance, such as the Ion/off, S.S, and, as well as reasonable Vth, than others do. The interface trap density is controlled to achieve the optimum value of TFT transfer and output characteristics. The mechanism to reduce the interface trap density by post annealing condition is explained by the decrease in carrier concentration due to the decrease in oxygen vacancies in the a-IGZO films.
Consequently, the annealing effect on a-IGZO TFT's electrical characteristics has been presented. This work is expected to be useful to further advance oxide-based TFT technology for future devices.
